Forum: FPGA, VHDL & Verilog Automatically control switches in verilog

von fysloc (Guest)

Rate this post
0 useful
not useful
I have a little project in which I want to be able to have my FPGA 
automatically simulate "button presses" onto a device that is completely 
seperate from the FPGA.

What I'm struggling with is figuring out how to set up a verilog module 
that would essentially "close" the connection between the switch, given 
that the switch is the kind of switch with contacts on the circuit board 
and uses a capacitive membrane to close the connection with a button 

My idea was that I would solder wires from each end of the switch and 
into the FPGA, then have the positive end as the input, with the 
negative (ground) end as the output, but am not sure how I can set up 
the module to recieve a signal from another module implemented in the 
FPGA to close that connection.

Any help would be appreciated.


Entering an e-mail address is optional. If you want to receive reply notifications by e-mail, please log in.

Rules — please read before posting

  • Post long source code as attachment, not in the text
  • Posting advertisements is forbidden.

Formatting options

  • [c]C code[/c]
  • [vhdl]VHDL code[/vhdl]
  • [code]code in other languages, ASCII drawings[/code]
  • [math]formula (LaTeX syntax)[/math]

Bild automatisch verkleinern, falls nötig
Note: the original post is older than 6 months. Please don't ask any new questions in this thread, but start a new one.