EmbDev.net

Forum: FPGA, VHDL & Verilog PCI express programming using verilog


PCI express programming using verilog
von Bharathi J. (Company: VTPL) (bharathi)

Rate this post
• ▲ useful
▼ not useful 
hi,

I'm new to PCI-express progamming.

following are my basic questions about PCI express programming.

is there any extra external memory is required to store recieved 
packetized data??

we are using Xilinx provided IP core,is having BRAM selection 
options,will it be sufficient to store data???

is there any data capture validation tool for PCI-express??

how can i verify bandwidth and operating SPEED on board??

can anyone help me to clear above doubts???

Thanks,

Bharathi

Report post Edit Move Thread sperren Anmeldepflicht aktivieren Anpinnen Delete topic Thread mit anderem zusammenführen Quote selected text Reply Reply with quote
Re: PCI express programming using verilog
von Christian Leber (Guest)

Rate this post
• ▲ useful
▼ not useful 
Hello Bharathi,

being fair i have to tell you, that your question clearly demonstrates 
that you have no remote idea what you are doing. You will fail most 
likely or pay a very high price (in time). Don't do it or get 
professional help.

Report post Edit Delete Quote selected text Reply Reply with quote
Re: PCI express programming using verilog
von Florian Pfanner (Guest)

Rate this post
• ▲ useful
▼ not useful 
Hello,

search the Xilinx webside, there are several documents you should read. 
There are also some example designs available.

Example documents:
"Understanding Performance of PCI Express Systems"
"Bus Master DMA Reference Design for the Xilinx Endpoint Block Plus Core 
for PCI Express"
...


Best regards,
Florian

Report post Edit Delete Quote selected text Reply Reply with quote
Watch this topic | Disable multi-page view
Please log in before posting. Registration is free and takes only a minute.
Existing account
Do you have a Google/GoogleMail account? No registration required!
Log in with Google account
No account? Register here.