PCI express programming using verilog

OP (Company: VTPL) #2609863
Rate this post
• ▲ useful
▼ not useful
hi,

I'm new to PCI-express progamming.

following are my basic questions about PCI express programming.

is there any extra external memory is required to store recieved 
packetized data??

we are using Xilinx provided IP core,is having BRAM selection 
options,will it be sufficient to store data???

is there any data capture validation tool for PCI-express??

how can i verify bandwidth and operating SPEED on board??

can anyone help me to clear above doubts???

Thanks,

Bharathi
Guest #2610654
Rate this post
• ▲ useful
▼ not useful
Hello Bharathi,

being fair i have to tell you, that your question clearly demonstrates 
that you have no remote idea what you are doing. You will fail most 
likely or pay a very high price (in time). Don't do it or get 
professional help.
Guest #2610688
Rate this post
• ▲ useful
▼ not useful
Hello,

search the Xilinx webside, there are several documents you should read. 
There are also some example designs available.

Example documents:
"Understanding Performance of PCI Express Systems"
"Bus Master DMA Reference Design for the Xilinx Endpoint Block Plus Core 
for PCI Express"
...


Best regards,
Florian

Reply

Note: the original post is older than 6 months. Please don't ask any new questions in this thread, but start a new one.

Formatting
  • [c]C-Code[/c]
  • [vhdl]VHDL-Code[/vhdl]
  • [code]code in other languages, ASCII drawings[/code]
  • [math]formula (LaTeX syntax)[/math]
  • [[Title]] – link to an article
  • Link to another post: right-click its post ID (#8078628), copy the address, paste it into the text

More about formatting

Post long source code as an attachment, not in the text.

Already registered? Log in

Not shown to anyone. We send you a link; your post appears once you confirm it there.

By submitting you create a free account and accept the terms of use.