EmbDev.net

Forum: FPGA, VHDL & Verilog vhdl/verilog code for interfacing DDR3 SDRAM to virtex6 or spartran6 fpga


vhdl/verilog code for interfacing DDR3 SDRAM to virtex6 or spartran6 fpga
von anjali k. (Company: iqi labs) (anjali)

Rate this post
• ▲ useful
▼ not useful 
hi
Can any1 plzzz help me in writing a vhdl/verilog code for interfacing 
DDR3 SDRAM to vertex6 or spartran6 FPGA.
Thank you.

Report post Edit Move Thread sperren Anmeldepflicht aktivieren Anpinnen Delete topic Thread mit anderem zusammenführen Quote selected text Reply Reply with quote
Re: vhdl/verilog code for interfacing DDR3 SDRAM to vertex6 or spartran6 fpga
von franke (Guest)

Rate this post
• ▲ useful
▼ not useful 
hi

i don't know a device called vertex nor a device spartran6...
(or do you mean virtex and spartan)

but I know, even very experienced designers would not try to build a 
ddr3-controller on their own.
They buy such an IP.

cheers.

Report post Edit Delete Quote selected text Reply Reply with quote
Re: vhdl/verilog code for interfacing DDR3 SDRAM to vertex6 or spartran6 fpga
von anjali k. (Company: iqi labs) (anjali)

Rate this post
• ▲ useful
▼ not useful 
ya virtex and spartan by mistake i typed dat....
ok thank you

Report post Edit Delete Quote selected text Reply Reply with quote
Re: vhdl/verilog code for interfacing DDR3 SDRAM to vertex6 or spartran6 fpga
von Christian R. (supachris)

Rate this post
• ▲ useful
▼ not useful 
Why do you want to write this by your own? You can use the Xilinx MIG 
from the ISE Core Generator.

Report post Edit Delete Quote selected text Reply Reply with quote
Re: vhdl/verilog code for interfacing DDR3 SDRAM to vertex6 or spartran6 fpga
von anjali k. (Company: iqi labs) (anjali)

Rate this post
• ▲ useful
▼ not useful 
actually in my project there is a use with this DDR3 so i thought of 
writing.
Ok then can u say me any website or any book for understanding DDR3 and 
their interfacing with fpga's......
Thank you.

Report post Edit Delete Quote selected text Reply Reply with quote
Re: vhdl/verilog code for interfacing DDR3 SDRAM to vertex6 or spartran6 fpga
von Raghavendra B. (raghavendra_b98)

Rate this post
• ▲ useful
▼ not useful 
Check below link ..
http://opencores.org/project,sdram_controller

Report post Edit Delete Quote selected text Reply Reply with quote
Re: vhdl/verilog code for interfacing DDR3 SDRAM to vertex6 or spartran6 fpga
von franke (Guest)

Rate this post
• ▲ useful
▼ not useful 
try the micron datasheet...
they are by far the best to understand syncronouse ram's...

Report post Edit Delete Quote selected text Reply Reply with quote
Re: vhdl/verilog code for interfacing DDR3 SDRAM to vertex6 or spartran6 fpga
von anjali k. (Company: iqi labs) (anjali)

Rate this post
• ▲ useful
▼ not useful 
HI can any1 say me how to generate a code for DDR3 SDRAM controller from 
MIG core generator of Xilinx.
     I want to write the data to DDR3 SDRAM and i want to Read the data 
from DDR3 SDRAM  for this i have visited opencores i got Synthesizable 
Bfm but is that sufficient for doing this iam unable to get 
clarification. Can any1 please clarify.

    Thank you in advance

Report post Edit Delete Quote selected text Reply Reply with quote
interfacing ddr3 memory to an fpga
von anjali k. (Company: iqi labs) (anjali)

Rate this post
• ▲ useful
▼ not useful 
Hi can any 1 help me how to write verilog program for interfacing ddr3 
memory to an fpga.
What is the difference between interfacing a ddr3 controller and ddr3 
memory to fpga.
Suppose if we buy a ddr3sdram chip then now if we want to interface that 
to an fpga then How can i proceed for this please.
Thank you.

Report post Edit Delete Quote selected text Reply Reply with quote
vhdl/verilog code for interfacing DDR3 SDRAM to virtex6 or spartran6 fpga
von anjali k. (Company: iqi labs) (anjali)

Attached files:
Rate this post
• ▲ useful
▼ not useful 
Hi i have code for this but when iam trying to implementing it shows 
some errors and also. Can any1 please check out this and say me wat to 
do or make some some corrections please

Report post Edit Delete Quote selected text Reply Reply with quote
Re: vhdl/verilog code for interfacing DDR3 SDRAM to virtex6 or spartran6 fpga
von franke (Guest)

Rate this post
• ▲ useful
▼ not useful 
this is really painful

so you found the model of the DDR3-MEMORY in the web and you are not 
able to understand, that this is the SIMULATION-MODEL of a DDR3 memory, 
not of a DD3-memory-controller ?

Report post Edit Delete Quote selected text Reply Reply with quote
Re: vhdl/verilog code for interfacing DDR3 SDRAM to virtex6 or spartran6 fpga
von anjali k. (Company: iqi labs) (anjali)

Rate this post
• ▲ useful
▼ not useful 
Ya but for controller can v generate from MIG or what to do iam really 
not understanding what to do. please suggest me....

Report post Edit Delete Quote selected text Reply Reply with quote
Re: vhdl/verilog code for interfacing DDR3 SDRAM to virtex6 or spartran6 fpga
von anjali k. (Company: iqi labs) (anjali)

Attached files:
Rate this post
• ▲ useful
▼ not useful 
can you check out this code and suggest me....

Report post Edit Delete Quote selected text Reply Reply with quote
Watch this topic | Disable multi-page view
Please log in before posting. Registration is free and takes only a minute.
Existing account
Do you have a Google/GoogleMail account? No registration required!
Log in with Google account
No account? Register here.