EmbDev.net

Forum: FPGA, VHDL & Verilog Need verilog HDL help


Need verilog HDL help
von Tu X. (Company: XuanTu) (stupid_genius)

Rate this post
• ▲ useful
▼ not useful 
I have just study verilog HDL so I found some difficult about it. Can 
you help me this problem.
Tye Net Wand and Wor, I read some books say that they synthesize to AND 
and OR logic gate, others say they insert AND/OR gate at connection. But 
Wand and Wor when the driver have differrent strength it's not same AND 
or OR logic
Example:
wand z;
buff(pull1,weak0)(z,a);
buff(pull1,weak0)(z,b);
when a=1, b=0 the result as 1;
Help me, Thanks very much!

Report post Edit Move Thread sperren Anmeldepflicht aktivieren Anpinnen Delete topic Thread mit anderem zusammenführen Quote selected text Reply Reply with quote
Watch this topic | Disable multi-page view
Please log in before posting. Registration is free and takes only a minute.
Existing account
Do you have a Google/GoogleMail account? No registration required!
Log in with Google account
No account? Register here.