EmbDev.net

Forum: FPGA, VHDL & Verilog vhdl to verilog convert


vhdl to verilog convert
von aa (Guest)

Rate this post
• ▲ useful
▼ not useful 
Hi,

I need to convert this vhdl function in to verilog

FUNCTION EXT (A: STD_LOGIC_VECTOR; SIZE: NATURAL) RETURN 
STD_LOGIC_VECTOR IS
VARIABLE RS: STD_LOGIC_VECTOR (SIZE-1 DOWNTO 0);
VARIABLE TMP: STD_LOGIC_VECTOR (A'length-1 DOWNTO 0);
CONSTANT MSB: natural := min(A'length, SIZE) - 1;
BEGIN
TMP := TO_X01 (A);
RS := (others => '0');
RS(MSB DOWNTO 0) := TMP(MSB DOWNTO 0);
RETURN RS;
END;

Report post Edit Move Thread sperren Anmeldepflicht aktivieren Anpinnen Delete topic Thread mit anderem zusammenführen Quote selected text Reply Reply with quote
Re: vhdl to verilog convert
von Marcus H. (mharnisch)

Rate this post
• ▲ useful
▼ not useful 
In Verilog you don't need to extend a vector explicitly. The language 
does it for you. Defining a function for this wouldn't work anyway, 
since the lengths of parameters and return value must be fixed. Verilog 
doesn't have unconstrained vectors.

Kind regards
Marcus

Report post Edit Delete Quote selected text Reply Reply with quote
Watch this topic | Disable multi-page view
Please log in before posting. Registration is free and takes only a minute.
Existing account
Do you have a Google/GoogleMail account? No registration required!
Log in with Google account
No account? Register here.