EmbDev.net

Forum: FPGA, VHDL & Verilog Error creating Nios II application and BSP from template


Author: Nasas Kycas (Company: TheCompany) (kycas)
Posted on:
Attached files:

Rate this post
0 useful
not useful
Hello,

I've built my system in Qsys, no errors, generated it, everything was 
OK. But when I wanted to create Nios II application and BSP from 
template: loaded .sopcinfo file , selected Hello world template and I've 
got this error:

SEVERE: .entry section mapping not created because reset memory region 
not located at base address 0xffffffffffffffff.

Does anybody know what it means and how to fix it. Please help me.

Regards

Kycas

Author: Fred Heineman (Guest)
Posted on:

Rate this post
0 useful
not useful
Hello Nasas,
I just came across this post while looking for another topic. Have you 
had success getting your design to work?

Author: liu xing (Company: hanming) (liuxing)
Posted on:

Rate this post
0 useful
not useful
hello,


Nasas and I have the same problem.  I have no way to fix it,please help
me.

the problem is:


    SEVERE: .entry section mapping not created because reset memory
region not located at base address: 0xffffffffffffffff

Author: hans (Guest)
Posted on:

Rate this post
0 useful
not useful
u  reassign adresses in qsys and generate after it?

Author: Tom (Guest)
Posted on:

Rate this post
0 useful
not useful
Had the same problem, sovled it by :

- in QSYS->System Contents , right click your Nios cpu -> Edit...
- in the tab "Core NiosII", check if "reset vector memory" points to a 
memory module and not e.g. jtag etc.
- same with "exception vector memory"
- after correction : QSYS->Generation->Generate

Author: Robert (Guest)
Posted on:

Rate this post
0 useful
not useful
@Tom, you're totally right. Your answer helped me to fix my problem.

Reply

Entering an e-mail address is optional. If you want to receive reply notifications by e-mail, please log in.

Rules — please read before posting

  • Post long source code as attachment, not in the text
  • Posting advertisements is forbidden.

Formatting options

  • [c]C code[/c]
  • [avrasm]AVR assembler code[/avrasm]
  • [vhdl]VHDL code[/vhdl]
  • [code]code in other languages, ASCII drawings[/code]
  • [math]formula (LaTeX syntax)[/math]




Bild automatisch verkleinern, falls nötig
Note: the original post is older than 6 months. Please don't ask any new questions in this thread, but start a new one.