arrary comparsion in VHDL

Moderator (Company: Titel) #2516078
Rate this post
• ▲ useful
▼ not useful
> How to compare array in VHDL?
Usually you will have to compare each element of the array. But thats 
not a demanding task: just use a bunch of for-loops. But be aware: thats 
only good if you just want to simulate your design.

If your design is for the "real world" then maybe your array is stored 
in a RAM, and therefore you CANNOT access ALL of the elements IN 
PARALLEL. So you will have to pick one element out of the RAM after the 
other and compare the array on a step-by-step strategy...

> How to compare array in VHDL?
What size?
Moderator (Company: Titel) #2516132
Rate this post
• ▲ useful
▼ not useful
> please guide me how to do.
How would you do it with a programming language like BASIC or C?

What is your solution for?
Just for simulation or is it to be implemented on a FPGA?

> array size is one dimension.
Did you know: in VHDL already a vector is a one dimensional array?
Just have a look for the definition of std_logic_vector...

Reply

Note: the original post is older than 6 months. Please don't ask any new questions in this thread, but start a new one.

Formatting
  • [c]C-Code[/c]
  • [vhdl]VHDL-Code[/vhdl]
  • [code]code in other languages, ASCII drawings[/code]
  • [math]formula (LaTeX syntax)[/math]
  • [[Title]] – link to an article
  • Link to another post: right-click its post ID (#8078628), copy the address, paste it into the text

More about formatting

Post long source code as an attachment, not in the text.

Already registered? Log in

Not shown to anyone. We send you a link; your post appears once you confirm it there.

By submitting you create a free account and accept the terms of use.