EmbDev.net

Forum: FPGA, VHDL & Verilog Error when ran make file


Error when ran make file
von (unknown) (Guest)

Rate this post
• ▲ useful
▼ not useful 
Hi.I written VHDL code once i ran my make file in GHDL simulator it 
gives below error.


ghdl1: fatal error: can’t open work/e~my file name.s for writing: No 
such file or directory

Thanks in advance

Regards
Raghavendra

Report post Edit Move Thread sperren Anmeldepflicht aktivieren Anpinnen Delete topic Thread mit anderem zusammenführen Quote selected text Reply Reply with quote
Re: Error when ran make file
von Grey (Guest)

Rate this post
• ▲ useful
▼ not useful 
the error is already mentioned: the file is missing or ghdl has no write 
access in this directory. do u checked this?

Report post Edit Delete Quote selected text Reply Reply with quote
Re: Error when ran make file
von (unknown) (Guest)

Rate this post
• ▲ useful
▼ not useful 
Thanks for your replay.I checked and corrected my work directory.

Report post Edit Delete Quote selected text Reply Reply with quote
Watch this topic | Disable multi-page view
Please log in before posting. Registration is free and takes only a minute.
Existing account
Do you have a Google/GoogleMail account? No registration required!
Log in with Google account
No account? Register here.