Hi there, I have a project in VHDL and I want to buy some IP from Synopsys but the IP is written in Verilog. Would I be able to use it in the project and synthesize it? Thank you. Regards, John
It is possible, for FPGAs Xilinx and Altera allow a mixed synthesis (VHDL / Verilog)
Thanks a lot.