EmbDev.net

Forum: FPGA, VHDL & Verilog VHDL Project with Verilog IP


VHDL Project with Verilog IP
Author: John Douglas (Guest)
Posted on:
Rate this post
0 ▲ useful
▼ not useful 
Hi there,

I have a project in VHDL and I want to buy some IP from Synopsys but the 
IP is written in Verilog.

Would I be able to use it in the project and synthesize it?

Thank you.

Regards,
John

Report post Edit Move Thread sperren Anmeldepflicht aktivieren Delete topic Thread mit anderem zusammenführen Quote selected text Reply Reply with quote
Re: VHDL Project with Verilog IP
Author: user (Guest)
Posted on:
Rate this post
0 ▲ useful
▼ not useful 
It is possible, for FPGAs Xilinx and Altera allow a mixed synthesis 
(VHDL / Verilog)

Report post Edit Delete Quote selected text Reply Reply with quote
Re: VHDL Project with Verilog IP
Author: John (Guest)
Posted on:
Rate this post
0 ▲ useful
▼ not useful 
Thanks a lot.

Report post Edit Delete Quote selected text Reply Reply with quote
Watch this topic | Disable multi-page view

Reply

Entering an e-mail address is optional. If you want to receive reply notifications by e-mail, please log in.

Rules — please read before posting

  • Post long source code as attachment, not in the text
  • Posting advertisements is forbidden.

Formatting options

  • [c]C code[/c]
  • [avrasm]AVR assembler code[/avrasm]
  • [vhdl]VHDL code[/vhdl]
  • [code]code in other languages, ASCII drawings[/code]
  • [math]formula (LaTeX syntax)[/math]



Bild automatisch verkleinern, falls nötig
Note: the original post is older than 6 months. Please don't ask any new questions in this thread, but start a new one.