Hi there, I have a project in VHDL and I want to buy some IP from Synopsys but the IP is written in Verilog. Would I be able to use it in the project and synthesize it? Thank you. Regards, John
|
Forum: FPGA, VHDL & Verilog VHDL Project with Verilog IP |
|