how to include verilogCSP macros in standard verilog

OP (Company: student) #2320919
Rate this post
useful
not useful
hi

i'm in need to design a asynchronous router using verilogCSP.... To use 
this language i need to include some macros in standard verilog if i 
include this macros file using `include i'm getting error in tne macros 
file itself... here i'm attaching the macros file that is to be 
included... pls give me some suggestion how the macros can be included
Attached files:

Reply

Please log in before posting.

or

Log in with Google account

Registration is free and takes only a minute.

Register now