Hi. Can someone please help me explain what is gate-level netlist and what is it used for? urgently need it. thanks!
A gate-level netlist contains only LUTs and FlipFlops (in case of an FPGA) the basic chip elements. You can use it for timing simulation or to check the synthesiser result. If you have an strictly synchronous design, you can skip this kind of simulation normally. Duke