URGENT! Gate-lvel Netlist

Duke Scarring Guest #2264580
Rate this post
• ▲ useful
▼ not useful 
A gate-level netlist contains only LUTs and FlipFlops (in case of an 
FPGA) the basic chip elements. You can use it for timing simulation or 
to check the synthesiser result.
If you have an strictly synchronous design, you can skip this kind of 
simulation normally.

Duke
Reply Quote Edit Delete Report post
Watch this topic

Reply

Note: the original post is older than 6 months. Please don't ask any new questions in this thread, but start a new one.

Formatting
  • [c]C-Code[/c]
  • [vhdl]VHDL-Code[/vhdl]
  • [code]code in other languages, ASCII drawings[/code]
  • [math]formula (LaTeX syntax)[/math]
  • [[Title]] – link to an article
  • Link to another post: right-click its post ID (#8078628), copy the address, paste it into the text

More about formatting

Post long source code as an attachment, not in the text.

Your name and e-mail address

Already registered? Log in

Not shown to anyone. We send you a link; your post appears once you confirm it there.

By submitting you create a free account and accept the terms of use.