EmbDev.net

Forum: FPGA, VHDL & Verilog asynchronous_delay


von Wolfgang L. (Company: ims) (asciwolli)


Rate this post
useful
not useful
I need to implement a strobe-signal-delay of 2ns in the output-path
to get the optimal point in time for clocking an external
chip over a delayed data-path. (FPGA: LatticexP2-family, there are no 
DLLs
and a have no PLL anymore)

Implementation as synchronous-logic would lead to clk-freuqency of 
500MHz...

Is it possible to work around by instantiatig dedicated 
synthesis-library
entities to utilise the delay, ore/and making some constraints.... ?

von Ottmar (Guest)


Rate this post
useful
not useful
There are always two ways to adjust small delays.

1. Adding logic or delay elements either in rtl description (make sure 
that synthesis do not optimize away) or by instantiation of library 
cells from your FPGA. Some FPGA technologies has dedicated delay 
elements.

2. Routing. Move logic elements in the path in a way that the routing 
length increase. That need much trial and error, because you have usally 
no real influence to the routing.

2a. Routing add I/O. do not use the FF in the I/O cell and you will get 
additional delay.

Be aware, you have to check the timing at least at best and worst case 
condition.

Please log in before posting. Registration is free and takes only a minute.
Existing account
Do you have a Google/GoogleMail account? No registration required!
Log in with Google account
No account? Register here.