using subtype

Wafa Guest #1725795
Rate this post
• ▲ useful
▼ not useful 
good morning,

am obliged to define the type t_pnet_data before the architecture to be 
able to use it in ports types, this is a part of the code :



library ieee;
use ieee.std_logic_1164.all;


subtype t_pnet_data is std_logic_vector(7 downto 0);

type net_frame is record
   low : t_pnet_data;
   high : t_pnet_data;
end record net_frame;

entity pnet_write is
    port(
        p_net_data_in     : in std_logic_vector(7 downto 0);
        p_net_data_valid  : in std_logic;
        p_net_data_read   : out std_logic;
        p_cpu_data_out    : out std_logic_vector(7 downto 0);
        p_cpu_data_valid  : out std_logic;
        p_cpu_data_read   : in std_logic;
        p_cpu_parity      : out std_logic;
        p_retx_data_out   : out net_frame;
        p_retx_data_valid : out std_logic;
        p_retx_data_read  : in std_logic
        );
end pnet_write;

architecture write of pnet_write is
    begin
- - - - - -


and this the error :

** Error: C:/Modeltech_6.2d/examples/pnet_write.vhd(5): near "subtype": 
expecting: ARCHITECTURE CONFIGURATION ENTITY LIBRARY PACKAGE USE


what can i do ?!

best regards

Wafa
Reply Quote Edit Move Thread sperren Anmeldepflicht aktivieren Anpinnen Delete topic Thread mit anderem zusammenführen Report post
Mathi Guest #1725917
Rate this post
• ▲ useful
▼ not useful 
Create new file with

1
library ieee;

2
use ieee.std_logic_1164.all;

3


4
package my_data_types is

5


6
subtype t_pnet_data is std_logic_vector(7 downto 0);

7


8
type net_frame is record

9
   low : t_pnet_data;

10
   high : t_pnet_data;

11
end record net_frame;

12


13
end package my_data_types;


In your design you write
1
library ieee;

2
use ieee.std_logic_1164.all;

3


4
use work.my_data_types.all; -- <-- your package in standard library work

5


6
entity pnet_write is

7
    port(

8
        p_net_data_in     : in std_logic_vector(7 downto 0);

9
        p_net_data_valid  : in std_logic;

10
        p_net_data_read   : out std_logic;

11
        p_cpu_data_out    : out std_logic_vector(7 downto 0);

12
        p_cpu_data_valid  : out std_logic;

13
        p_cpu_data_read   : in std_logic;

14
        p_cpu_parity      : out std_logic;

15
        p_retx_data_out   : out net_frame;

16
        p_retx_data_valid : out std_logic;

17
        p_retx_data_read  : in std_logic

18
        );

19
end pnet_write;


To get more information, just type "vhdl package" in google ;)
Reply Quote Edit Delete Report post
Watch this topic

Reply

Note: the original post is older than 6 months. Please don't ask any new questions in this thread, but start a new one.

Formatting
  • [c]C-Code[/c]
  • [vhdl]VHDL-Code[/vhdl]
  • [code]code in other languages, ASCII drawings[/code]
  • [math]formula (LaTeX syntax)[/math]
  • [[Title]] – link to an article
  • Link to another post: right-click its post ID (#8078628), copy the address, paste it into the text

More about formatting

Post long source code as an attachment, not in the text.

Your name and e-mail address

Already registered? Log in

Not shown to anyone. We send you a link; your post appears once you confirm it there.

By submitting you create a free account and accept the terms of use.