EmbDev.net

Forum: ARM programming with GCC/GNU tools Assembler error 'mrs r2,CPSR' not supported for processor


von Vinit B. (vinitbidkar)


Rate this post
useful
not useful
Environment details:

make:                3.18
binutils:            2.18
arm-elf-gcc:         4.2.2
newlib:              1.16.0
gdb:                 6.8.50-20080308-cvs
Controller           AT91SAM7X256

i am successfully able to compile the code for ARM mode (default mode).
But i am getting assembler error for thumb mode (-mthumb)

The error is:
selected processor does not support 'mrs r2,CPSR'

CFLAGS used in makefile are
## Compile options common for all C compilation units.
CFLAGS =  -mcpu=arm7tdmi -march=armv4t -mthumb
CFLAGS += -Wall -Werror -gdwarf-2 -std=gnu99 -fno-common -O0
CFLAGS += -MD -MP -MT objects/$(*F).o -MF dep/$(@F).d

One strange thing i find is that the instruction (mrs r2,CPSR) for which
the assembler is generating an error is no where used in my code

Am i missing any falg required for THUMB mode?

von Vinit B. (vinitbidkar)


Rate this post
useful
not useful
Vinit Bidkar wrote:
> Environment details:
>
> Am i missing any falg required for THUMB mode?

Problem solved. Solution is present in another thread.

Similar problem can be found in another thread called 'Thumb mode in
WinARM'.
To find this topic, put the string "msr" in the search path. You will
find a topic with this name.

Thanks
Vinit

von Vinit B. (vinitbidkar)


Rate this post
useful
not useful
Vinit Bidkar wrote:
> Vinit Bidkar wrote:
>> Environment details:
>>
>> Am i missing any falg required for THUMB mode?
>
> Problem solved. Solution is present in another thread.
>
> Similar problem can be found in another thread called 'Thumb mode in
> WinARM'.
>
> Thanks
> Vinit

Here is the link to that thread
http://en.mikrocontroller.net/topic/74457#new

Please log in before posting. Registration is free and takes only a minute.
Existing account
Do you have a Google/GoogleMail account? No registration required!
Log in with Google account
No account? Register here.