Forum: FPGA, VHDL & Verilog Data generation for CRC-16 CCITT

Author: Hatim B. (hatim_b)
Posted on:

Rate this post
0 useful
not useful
I want to test my CRC encoder/decoder by sending packet based data by 
hdl test bench, i have sent byte by byte data on each clock cycle and 
store it on ram memory locations,and test it successfully.Now next step 
to test my design is to take packet based data how can i handle it with 
ease and generate from test bench i tried it as follow for data 

//32-byte packet.
reg        [255:0] data;

data=256'hABCD......01(a total length of 32 byte)
kindly guide me as i am new-by to hdl.


Entering an e-mail address is optional. If you want to receive reply notifications by e-mail, please log in.

Rules — please read before posting

  • Post long source code as attachment, not in the text
  • Posting advertisements is forbidden.

Formatting options

  • [c]C code[/c]
  • [avrasm]AVR assembler code[/avrasm]
  • [vhdl]VHDL code[/vhdl]
  • [code]code in other languages, ASCII drawings[/code]
  • [math]formula (LaTeX syntax)[/math]

Bild automatisch verkleinern, falls nötig
Note: the original post is older than 6 months. Please don't ask any new questions in this thread, but start a new one.