Forum: FPGA, VHDL & Verilog SysGen, Parallelization

Author: Liam Smith (Company: none) (starfox1)
Posted on:

Rate this post
0 useful
not useful
I have made a filter using Simulink and Xilinx SysGen tools. It works 
how it is intended, however I would now like to scale the system up from 
3x3 to NxN (aiming for at least N=9),to filter more data simultaneously.

So far I have created the 9x9 system, but it has many timing issues. 
Before I look into fixing these, I thought I'd look into parallelization 
as that will be faster (I presume). I have Kintex Seven board.

I'm quite the noob at FPGAs, and have not had much luck finding guides 
on parallelization that are related to SysGen and Xilinx. Could anybody 
please recommend guides related to these or just provide any other 
general advice.



Entering an e-mail address is optional. If you want to receive reply notifications by e-mail, please log in.

Rules — please read before posting

  • Post long source code as attachment, not in the text
  • Posting advertisements is forbidden.

Formatting options

  • [c]C code[/c]
  • [avrasm]AVR assembler code[/avrasm]
  • [vhdl]VHDL code[/vhdl]
  • [code]code in other languages, ASCII drawings[/code]
  • [math]formula (LaTeX syntax)[/math]

Bild automatisch verkleinern, falls nötig
Note: the original post is older than 6 months. Please don't ask any new questions in this thread, but start a new one.