EmbDev.net

Forum: FPGA, VHDL & Verilog Updates for the free integration tool(VTC)


Author: Karl Vtx (karl1005)
Posted on:

Rate this post
0 useful
not useful
VTC aims to be the world's fastest and most easy-using HDL's integration 
tool. It is the only tool supporting auto-connection for ports with 
different names.
VTC has many powerful and innovative features. I added an application 
note to help understand and get better user experience.
http://www.veriloghdl.org/appnotes.html
VTC is available for free.
I hope you like it.

Author: signalprocessing engineer (Guest)
Posted on:

Rate this post
0 useful
not useful
hey that sound interesting to me! is it possible to rearrange the ports 
to get an easier view with less line crossing then?

Author: Karl Vtx (karl1005)
Posted on:

Rate this post
0 useful
not useful
You will find it a big difference from other traditional tools. How a 
wire is displayed is not important. You can even turn off the display of 
the wires.
The real important thing is which PORTS should be connected. By this 
approach, VTC brings you much more efficiency than any other tool does.
For example, as the online demo shown, a project can be done within 3 
minutes.
In order to have less line crossing, traditional tool wastes lots of 
screen area. User can hardly find where the port is. Sometimes it may be 
on different page. So many people do not like such kind of tools.
By the way, you can also rearrange instances or ports in VTC. But it is 
in something different style. And the purpose is maybe not concerning to 
wires.

Author: Wayne Gretzky (Guest)
Posted on:

Rate this post
0 useful
not useful
Sound all very reasonable to me. That is worth more than just a try.

Reply

Entering an e-mail address is optional. If you want to receive reply notifications by e-mail, please log in.

Rules — please read before posting

  • Post long source code as attachment, not in the text
  • Posting advertisements is forbidden.

Formatting options

  • [c]C code[/c]
  • [avrasm]AVR assembler code[/avrasm]
  • [vhdl]VHDL code[/vhdl]
  • [code]code in other languages, ASCII drawings[/code]
  • [math]formula (LaTeX syntax)[/math]




Bild automatisch verkleinern, falls nötig
Note: the original post is older than 6 months. Please don't ask any new questions in this thread, but start a new one.