hello, I don't understand when we must use "end entity" instead of "end Name_of_the_entity" in VHDL. I'm a beginner ;) Thank you !
Read the standard there is defined both "end entity" and "end <name>" and also "end entity <name>"
Please log in before posting. Registration is free and takes only a minute.
Existing account
Do you have a Google/GoogleMail account? No registration required!
Log in with Google account
Log in with Google account
No account? Register here.