EmbDev.net

Forum: FPGA, VHDL & Verilog dvision core..


Author: deepak singh (dksagra)
Posted on:

Rate this post
0 useful
not useful
hello,

when i am generating division core ..this particular warning is oming..

WARNING:sim:471 - The chosen IP does not support a VHDL behavioral 
model,
   generating a VHDL structural model instead.
Initialising IP model...
WARNING:sim:472 - The chosen IP does not support a Verilog behavioral 
model,
   generating a Verilog structural model instead.

because of this warning, divion core is not producing any remainder and 
fractional..

please help me..

regards,

Author: Lothar Miller (lkmiller) (Moderator)
Posted on:

Rate this post
0 useful
not useful
> because of this warning, divion core is not producing any remainder
> and fractional..
Why do you think so?
A structural model usually will be "enough" for simulation...

Reply

Entering an e-mail address is optional. If you want to receive reply notifications by e-mail, please log in.

Rules — please read before posting

  • Post long source code as attachment, not in the text
  • Posting advertisements is forbidden.

Formatting options

  • [c]C code[/c]
  • [avrasm]AVR assembler code[/avrasm]
  • [vhdl]VHDL code[/vhdl]
  • [code]code in other languages, ASCII drawings[/code]
  • [math]formula (LaTeX syntax)[/math]




Bild automatisch verkleinern, falls nötig
Note: the original post is older than 6 months. Please don't ask any new questions in this thread, but start a new one.