Forum: FPGA, VHDL & Verilog Time stamp on VHDL simulation log file

Author: ams56 (Guest)
Posted on:

Rate this post
0 useful
not useful
Is it possible to get the system date/time in my VHDL simulation (it is 
a test bench written in VHDL). I want to include the date/time in the 
name of the log file(that I create and write to using texio) so they 
don't over right each other. I am using ModelSim 6.6 to run it if that 

Author: Duke Scarring (Guest)
Posted on:

Rate this post
0 useful
not useful
Yes. You can use TCL to build a "time"-string and give it to your 
simulation as generic, like in this example:
set logfilename "logfile_"
append logfilename [clock format [clock seconds] -format %H_%M]
vsim -Glogfilename=$logfilename work.entity



Entering an e-mail address is optional. If you want to receive reply notifications by e-mail, please log in.

Rules — please read before posting

  • Post long source code as attachment, not in the text
  • Posting advertisements is forbidden.

Formatting options

  • [c]C code[/c]
  • [avrasm]AVR assembler code[/avrasm]
  • [vhdl]VHDL code[/vhdl]
  • [code]code in other languages, ASCII drawings[/code]
  • [math]formula (LaTeX syntax)[/math]

Bild automatisch verkleinern, falls nötig
Note: the original post is older than 6 months. Please don't ask any new questions in this thread, but start a new one.