EmbDev.net

Forum: FPGA, VHDL & Verilog simulation of MCB


Author: abdullahansari (Guest)
Posted on:

Rate this post
0 useful
not useful
I tried to do simulation of MCB example design on sp601.

I can run it on chip scope.

I am running isim simulator.

I have been trying for almost 3 days.

I could see values for other signals but for data bus.. 
zzzzzzzzz.(except some times i see 000..fff)

I dont know what i am doing wrong...

Is the version of simulator matter?

VHDL design with verilog memory model matters???


.

Author: Duke Scarring (Guest)
Posted on:

Rate this post
0 useful
not useful
>I tried to do simulation of MCB example design on sp601.
What example? Can you send a link to the example?

>I can run it on chip scope.
Huh. Chipscope is no simulator. Chipscope is a debugging tool.

>I am running isim simulator.
Ok. Fine.

>I could see values for other signals but for data bus..
>zzzzzzzzz.(except some times i see 000..fff)
What did you expect on your data bus?
"Z" means tristate. It's normal on busses that are driven from more than 
on driver.

>I dont know what i am doing wrong...
I don't know what you expect.

>Is the version of simulator matter?
No, not really.

>VHDL design with verilog memory model matters???
No. Isim should be fine for that.

Duke

Reply

Entering an e-mail address is optional. If you want to receive reply notifications by e-mail, please log in.

Rules — please read before posting

  • Post long source code as attachment, not in the text
  • Posting advertisements is forbidden.

Formatting options

  • [c]C code[/c]
  • [avrasm]AVR assembler code[/avrasm]
  • [vhdl]VHDL code[/vhdl]
  • [code]code in other languages, ASCII drawings[/code]
  • [math]formula (LaTeX syntax)[/math]




Bild automatisch verkleinern, falls nötig
Note: the original post is older than 6 months. Please don't ask any new questions in this thread, but start a new one.