EmbDev.net

Forum: ARM programming with GCC/GNU tools small question to big answer


Author: Dzairo (Guest)
Posted on:

Rate this post
0 useful
not useful
Hi all.

I give to you easy question for complicate answer.

What is differ between ARM7 and ARM9 .
Some easy link for answer???

Please help.

regards

Dzairo

Author: Martin Thomas (Guest)
Posted on:

Rate this post
0 useful
not useful
For a "Getting started":
http://www.arm.com/pdfs/comparison-arm7-arm9-v1.pdf

Martin Thomas

Author: A.K. (Guest)
Posted on:

Rate this post
0 useful
not useful
Grossly simplified answer, restricted to microcontroller/processor
scope.

Todays ARM7s often are single-chip microcontrollers, having ROM and RAM
basically internal, no cache, no MMU and run either barebone without any
operating system or use a simple integrated RTOS in a single system
image.

Most ARM9s are processors with internal cache+MMU and mostly external
RAM/ROM, and run downscaled versions of full-blown operating systems
like Linux, embedded Windows or the like.

Next years could show some shift towards fully integrated ARM9
microcontrollers though.

Custom chip integration cores are a different matter.

Author: Dzairo (Guest)
Posted on:

Rate this post
0 useful
not useful
Hi.

Martin big thanks for your link, I read this document tomorow.
Please write more... . What is different on core or pipeline ... .

Please write more ... .

thanks.

Dzairo

Author: Dzairo (Guest)
Posted on:

Rate this post
0 useful
not useful
Hi again.

Martin I read the document and I think so I don't understand something .
Interlocks have only ARM9???
the core is differ only on 5pipeline??

please write more..

regards

Dzairo

Author: A.K. (Guest)
Posted on:

Rate this post
0 useful
not useful
On ARM9, a load operation which takes several clock cycles is started
and execution continues with the next instruction in the next clock
cycle while the load is still in progress. Unless this operation depends
on the loaded data in which case there is a stall (interlocked
pipeline).

ARM7 however does not overlap loads and subsequent instructions,
therefore no pipeline interlock is required.

Author: Dzairo (Guest)
Posted on:

Rate this post
0 useful
not useful
Thanks .

more question:
MMU and Cache memory .
what is MMU and cache and use it on MCU???
have some nice link???


regards

Dzairo

Author: A.K. (Guest)
Posted on:

Rate this post
0 useful
not useful

Author: Dzairo (Guest)
Posted on:

Rate this post
0 useful
not useful
Hi.

I read this link before.
but thanks a lot .


regards

Dzairo

Reply

Entering an e-mail address is optional. If you want to receive reply notifications by e-mail, please log in.

Rules — please read before posting

  • Post long source code as attachment, not in the text
  • Posting advertisements is forbidden.

Formatting options

  • [c]C code[/c]
  • [avrasm]AVR assembler code[/avrasm]
  • [code]code in other languages, ASCII drawings[/code]
  • [math]formula (LaTeX syntax)[/math]




Bild automatisch verkleinern, falls nötig
Note: the original post is older than 6 months. Please don't ask any new questions in this thread, but start a new one.