EmbDev.net

Forum: FPGA, VHDL & Verilog DDR2 connecting


von Jost (Guest)


Rate this post
useful
not useful
Hi!

I am designing a board with FPGA and DDR2 memory. I am using Lattice XP2 
chip with integrated blocks for interfacing DDR memory. However in 
datasheets I cannot find information about how addressing timings work 
and to which pins should address lines be connected. Fast I/O's are only 
for data lines.
Can somebody point me in the right direction here? Where can I get more 
information about this topic?

Regards, Jost

Please log in before posting. Registration is free and takes only a minute.
Existing account
Do you have a Google/GoogleMail account? No registration required!
Log in with Google account
No account? Register here.