EmbDev.net

Forum: FPGA, VHDL & Verilog uart fifo full


Author: Anan Hasasneh (Company: ISO) (anannhasasneh)
Posted on:

Rate this post
0 useful
not useful
hello.

from pang chu book

"""The full and empty status of the respective FIFO buffers can be
tested by consecutively receiving and transmitting more than four data 
words.
my question is it possible to increase the number of data word that fifo 
can contain"""


in the uart code the fifo just 4 data words like when u send from 
hypertermianl word "" hello""
the fpga board turn it back like this "hellh"

it is possible to increase it, to make the word " hello " when i send 
from hypertermianl to fpga .. the fpga turn it back to hyperwindow " 
hello" not hellh"?

if it possible how can i do it ? if it not, why??!

thanks alot ..

: Edited by User
Author: René D. (Company: www.dossmatik.de) (dose)
Posted on:

Rate this post
0 useful
not useful
> if it possible how can i do it ? if it not, why??!

Yes this possible. the next size is 8,15,32,64,128.


You have to increase the vector type, that is yuse for RAM and also the 
addresssize of FIFO.

Author: Anan Hasasneh (Company: ISO) (anannhasasneh)
Posted on:

Rate this post
0 useful
not useful
do u mean
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;

entity fifo is
  generic(
    B: natural := 8;  -- Number of bits
    W: natural := 4    -- Number of address bits
  );
  port(
    clk, rst: in std_logic;
    rd, wr: in std_logic;
    w_data: in std_logic_vector(B-1 downto 0);
    empty, full: out std_logic;
    r_data: out std_logic_vector(B-1 downto 0)
  );

do u mean the w to change to 5? this is the number of adress bits in 
fifo ..

add it already the number of bits is 8

Author: René D. (Company: www.dossmatik.de) (dose)
Posted on:

Rate this post
0 useful
not useful
Anan H. wrote:
> do u mean
>
>
library IEEE;
> use IEEE.STD_LOGIC_1164.ALL;
> use IEEE.NUMERIC_STD.ALL;
> 
> entity fifo is
>   generic(
>     B: natural := 8;  -- Number of bits
>     W: natural := 4    -- Number of address bits
>   );
>   port(
>     clk, rst: in std_logic;
>     rd, wr: in std_logic;
>     w_data: in std_logic_vector(B-1 downto 0);
>     empty, full: out std_logic;
>     r_data: out std_logic_vector(B-1 downto 0)
>   );
>
> do u mean the w to change to 5? this is the number of adress bits in
> fifo ..
>
> add it already the number of bits is 8

B have to be 8. This is 8bit -> 1byte

I mean W.

Reply

Entering an e-mail address is optional. If you want to receive reply notifications by e-mail, please log in.

Rules — please read before posting

  • Post long source code as attachment, not in the text
  • Posting advertisements is forbidden.

Formatting options

  • [c]C code[/c]
  • [avrasm]AVR assembler code[/avrasm]
  • [vhdl]VHDL code[/vhdl]
  • [code]code in other languages, ASCII drawings[/code]
  • [math]formula (LaTeX syntax)[/math]




Bild automatisch verkleinern, falls nötig
Note: the original post is older than 6 months. Please don't ask any new questions in this thread, but start a new one.