Forum: FPGA, VHDL & Verilog Automated Verilog Module Instantiation

Author: Sauhaarda Chowdhuri (Guest)
Posted on:

Rate this post
0 useful
not useful
A python implementation of a automated verilog module instantiation.



Entering an e-mail address is optional. If you want to receive reply notifications by e-mail, please log in.

Rules — please read before posting

  • Post long source code as attachment, not in the text
  • Posting advertisements is forbidden.

Formatting options

  • [c]C code[/c]
  • [avrasm]AVR assembler code[/avrasm]
  • [vhdl]VHDL code[/vhdl]
  • [code]code in other languages, ASCII drawings[/code]
  • [math]formula (LaTeX syntax)[/math]

Bild automatisch verkleinern, falls nötig