EmbDev.net

Forum: FPGA, VHDL & Verilog VHDL basic computer sequential implementation


VHDL basic computer sequential implementation
von Maxim M. (max_min)

Attached files:
Rate this post
• ▲ useful
▼ not useful 
I am working now on implementing a 16 bit RISC CPU in VHDL, the 
instruction set consists of 8 instructions 16 bits each.
the architecture of the data path and instruction flow is here, i need 
your help how to start implementation? could you give me examples for 
source codes like this architectur

Report post Edit Move Thread sperren Anmeldepflicht aktivieren Anpinnen Delete topic Thread mit anderem zusammenführen Quote selected text Reply Reply with quote
Re: VHDL basic computer sequential implementation
von S. N. (higgns)

Rate this post
• ▲ useful
▼ not useful 
All I can say is that you should try to make a feature list and some 
test cases for each submodule to make yourself clear what you should 
implement and then go on from there...

There are hundreds of custom CPUs on the net you just have to search a 
bit. I found this PDF very helpful: 
http://opencores.org/usercontent,doc,1262702554

Report post Edit Delete Quote selected text Reply Reply with quote
Watch this topic | Disable multi-page view
Please log in before posting. Registration is free and takes only a minute.
Existing account
Do you have a Google/GoogleMail account? No registration required!
Log in with Google account
No account? Register here.