Forum: FPGA, VHDL & Verilog Decipher Algorithm from Verilog source code

Author: Lewis Mbuthia (Company: Scientech Technologies) (loumbut5)
Posted on:

Rate this post
0 useful
not useful
Hi, strange as it may seem to ask, I need a tool/program/online resource 
that can convert a verilog file into an algorithm.

All the searches I have made only teach how to implement an algorithm in 
verilog but not the reverse.

Please help with advice and/or links to software/online tools where I 
can upload a verilog file and decipher the underlying algorithm.



Entering an e-mail address is optional. If you want to receive reply notifications by e-mail, please log in.

Rules — please read before posting

  • Post long source code as attachment, not in the text
  • Posting advertisements is forbidden.

Formatting options

  • [c]C code[/c]
  • [avrasm]AVR assembler code[/avrasm]
  • [vhdl]VHDL code[/vhdl]
  • [code]code in other languages, ASCII drawings[/code]
  • [math]formula (LaTeX syntax)[/math]

Bild automatisch verkleinern, falls nötig
Note: the original post is older than 6 months. Please don't ask any new questions in this thread, but start a new one.