EmbDev.net

Forum: FPGA, VHDL & Verilog Variable memory generation


Variable memory generation
von Priya S. (priya_022)

Attached files:
Rate this post
• ▲ useful
▼ not useful 
Hi, In verilog is it possible to create Variable memory ? Please,help me 
with solution.
 Please see the below Example code in the attachments


After running the code (In the attachments), i got the below error

ERROR:HDLCompiler:44 - 
"D:\Xilinx_Codes\Final_FE_and_BD_Synthesis_XILINX\Box_Counting\Box_Count 
ing\box_count.v"  Line 137: append_max is not a constant
ERROR:HDLCompiler:598 - 
"D:\Xilinx_Codes\Final_FE_and_BD_Synthesis_XILINX\Box_Counting\Box_Count 
ing\box_count.v"  Line 21: Module <box_count> ignored due to previous 
errors.


In the code. "append_max" is the variable which changes based on its 
dependable variables.

Thanks in advance.

Report post Edit Move Thread sperren Anmeldepflicht aktivieren Anpinnen Delete topic Thread mit anderem zusammenführen Quote selected text Reply Reply with quote
Re: Variable memory generation
von Lattice User (Guest)

Rate this post
• ▲ useful
▼ not useful 
Priya S. wrote:
> Hi, In verilog is it possible to create Variable memory ? Please,help me
> with solution.

This is not possible, and the error message clearly states it.

Report post Edit Delete Quote selected text Reply Reply with quote
Re: Variable memory generation
von Priya S. (priya_022)

Rate this post
• ▲ useful
▼ not useful 
Hi Lattice, Thank you very much for your kind response.

Report post Edit Delete Quote selected text Reply Reply with quote
Watch this topic | Disable multi-page view
Please log in before posting. Registration is free and takes only a minute.
Existing account
Do you have a Google/GoogleMail account? No registration required!
Log in with Google account
No account? Register here.