EmbDev.net

Forum: FPGA, VHDL & Verilog Lattice EFB Simulation


Author: Martin La Torre (Company: Eurocontrol) (latorre)
Posted on:

Rate this post
0 useful
not useful
Hi all,

I need to simulate an SPI Interface built with EFB.

I'm not able to find the EFB model.

I mapped the library models to
C:\lscc\diamond\3.5_x64\cae_library\simulation\vhdl


Thanks...

Author: Strubi (Guest)
Posted on:

Rate this post
0 useful
not useful
Hi,

not sure if that's what you're looking for:

$DIAMOND_DIR/cae_library/simulation/blackbox/

Here you should find the encrypted EFB stuff. But whether you can 
actually use it, depends on your simulator..

Author: Martin La Torre (Company: Eurocontrol) (latorre)
Posted on:

Rate this post
0 useful
not useful
Hi,

thanks for your reply.

Actually I used Modelsim Altera SE (free edition inside Quartus 
environment), when I tried to map 
$DIAMOND_DIR/cae_library/simulation/blackbox/ the tool said

"Bad library format, library not compiled with ALTERA compiler"

So, I think I can't use that Modelsim version for EFB simulation

Now, I switched to Active HDL (free edition inside Diamond environment).

Then, they say to use the Lattice-provided pre-compiled libraries for 
Aldec Active-HDL simulator
$DIAMOND_DIR\active-hdl
but in this directory there is not the EFB model for simulation.
I have no so  much experience with this simulator, so I'm trying to 
figure out this problem

What simulator do you use?

Regards

Author: Lattice User (Guest)
Posted on:

Rate this post
0 useful
not useful
AFAIK the EFB model is only included as encrypted Verilog model. 
ActiveHDL Lattice Edition supports mixed language, so this is not a 
problem. But you need to reference the Verilog MachXO2 library, 
ovi_machxo2  i.e. with -L option from the vsim command, in the startup 
script.

Create a simulation project with the Diamond simulation wizard, and take 
a look at the generated startup script (<yourname>.ado) in the 
simualation directory <yourname> to see how.

Reply

Entering an e-mail address is optional. If you want to receive reply notifications by e-mail, please log in.

Rules — please read before posting

  • Post long source code as attachment, not in the text
  • Posting advertisements is forbidden.

Formatting options

  • [c]C code[/c]
  • [avrasm]AVR assembler code[/avrasm]
  • [vhdl]VHDL code[/vhdl]
  • [code]code in other languages, ASCII drawings[/code]
  • [math]formula (LaTeX syntax)[/math]




Bild automatisch verkleinern, falls nötig
Note: the original post is older than 6 months. Please don't ask any new questions in this thread, but start a new one.