EmbDev.net

Forum: FPGA, VHDL & Verilog AXI4 Streaming Interface


Author: Ragnarok BeDestroy (alex1993)
Posted on:

Rate this post
0 useful
not useful
Hello everyone,

I am new to Verilog, and I would like to code a AXI4 Streaming 
Interface, but I don't know where to start ?

I read all the documentation about AXI streaming interface, about the 
signals used (like tdata, tready, tvalid, ect...) without understanding 
how to code it...

If I wanna design this interface, with one AXI slave and one AXI 
master...

Could anyone give me a template, so I can start with ?

Or explain to me, how does it work ?

I am really lost here :(

Thank you very much

: Edited by User
Author: Ragnarok BeDestroy (alex1993)
Posted on:

Rate this post
0 useful
not useful
Up

Reply

Entering an e-mail address is optional. If you want to receive reply notifications by e-mail, please log in.

Rules — please read before posting

  • Post long source code as attachment, not in the text
  • Posting advertisements is forbidden.

Formatting options

  • [c]C code[/c]
  • [avrasm]AVR assembler code[/avrasm]
  • [vhdl]VHDL code[/vhdl]
  • [code]code in other languages, ASCII drawings[/code]
  • [math]formula (LaTeX syntax)[/math]




Bild automatisch verkleinern, falls nötig
Note: the original post is older than 6 months. Please don't ask any new questions in this thread, but start a new one.