Forum: FPGA, VHDL & Verilog How to design register based logic core or IP?

Author: Andy Vu (Company: Self) (newembuser)
Posted on:

Rate this post
0 useful
not useful
Although I am familiar with hardware in general, I am fairly new to ASIC 
design.  When you design a register based IP core in general, usually 
the IP core is controlled by writing to registers.
How would you design a core that is controlled by the registers?

I am familiar with how data path and registers work, but I am not quite 
sure how to design a IP core with how the registers are used to 
controlled the data path or any IP core logic.

Do happen to have a link to any documentation?



Entering an e-mail address is optional. If you want to receive reply notifications by e-mail, please log in.

Rules — please read before posting

  • Post long source code as attachment, not in the text
  • Posting advertisements is forbidden.

Formatting options

  • [c]C code[/c]
  • [avrasm]AVR assembler code[/avrasm]
  • [vhdl]VHDL code[/vhdl]
  • [code]code in other languages, ASCII drawings[/code]
  • [math]formula (LaTeX syntax)[/math]

Bild automatisch verkleinern, falls nötig
Note: the original post is older than 6 months. Please don't ask any new questions in this thread, but start a new one.