Hello evry body i have been working on hardware design and i use VHDL instead of verilog and i got stuck in an issue so that there is a bunch of verilog libraries that i can use in my current project, my question is is it possible to make a mixed design with both vhdl and verilog ??
Depends on your System ... please be more precise, there are thousands of tools in FPGA design!
Please log in before posting. Registration is free and takes only a minute.
Existing account
Do you have a Google/GoogleMail account? No registration required!
Log in with Google account
Log in with Google account
No account? Register here.