EmbDev.net

Forum: FPGA, VHDL & Verilog Using Special characters in Module name


von Anil (Guest)


Rate this post
useful
not useful
hi,
I have to use special character & in the module name and I have named 
the file name same as module name (added space at the end of the module 
name).
I wasn't able to compile, looks like vcs is not accepting space in the 
file name :

------------------
module \&abc_123 ;
integer \&$$abc ;
initial begin
\&$$abc =20;
$display("&$$abc =%d",\&$$abc );
#10 $finish;
end
 endmodule
-------------

Did I miss anything? Any help Please.

Please log in before posting. Registration is free and takes only a minute.
Existing account
Do you have a Google/GoogleMail account? No registration required!
Log in with Google account
No account? Register here.