EmbDev.net

Forum: FPGA, VHDL & Verilog Need help insights


Author: Michael C (Guest)
Posted on:

Rate this post
0 useful
not useful
Hey guys,

I've an university project in which I have to design a reaction timer in 
VHDL - you've to use the led on the fpga as a visual stimulus and the 
time should appear on the display...

How many vhd files am I going to need and which ones?
P.s. - I have to use finite state machines...

Thanks a lot.

Author: Lothar Miller (lkmiller) (Moderator)
Posted on:

Rate this post
0 useful
not useful
Michael C wrote:
> How many vhd files am I going to need
I would say: 1 file is enough...

> and which ones?
Those one that describes the behaviour of a reaction timer in the 
necessary and synthesizable way.

> P.s. - I have to use finite state machines...
Of course, because each simple counter is a FSM. And a clock consists of 
several counters...

Have a look at this stop watch, its not to far away from a reaction 
timer:
http://www.lothar-miller.de/s9y/archives/88-VHDL-v...
(Try Google translator, its German)

Reply

Entering an e-mail address is optional. If you want to receive reply notifications by e-mail, please log in.

Rules — please read before posting

  • Post long source code as attachment, not in the text
  • Posting advertisements is forbidden.

Formatting options

  • [c]C code[/c]
  • [avrasm]AVR assembler code[/avrasm]
  • [vhdl]VHDL code[/vhdl]
  • [code]code in other languages, ASCII drawings[/code]
  • [math]formula (LaTeX syntax)[/math]




Bild automatisch verkleinern, falls nötig
Note: the original post is older than 6 months. Please don't ask any new questions in this thread, but start a new one.