EmbDev.net

Forum: FPGA, VHDL & Verilog Traffic Light VHDL , counter


Traffic Light VHDL , counter
von Gabriel (Guest)

Rate this post
• ▲ useful
▼ not useful 
Please some help with this code, I dont know where is the problem, is 
giving me these errors:


Error: Node instance "TLong" instantiates undefined entity "OneShot"
Error: Node instance "TShort" instantiates undefined entity "OneShot"

here is the code...
1
library ieee;

2
use ieee.std_logic_1164.all;

3
use IEEE.STD_LOGIC_UNSIGNED.ALL;

4
5
entity TimerCircuits is 

6
port (LongTrig, ShortTrig, Clk: in std_logic;

7
TS,TL : buffer std_logic);

8
end entity TimerCircuits;

9
10
architecture TimerBehavior of TimerCircuits is 

11
component OneShot is 

12
port (enable, Clk : in std_logic;

13
    Duration : in integer range 0 to 25 ;

14
    QOut : buffer std_logic );

15
16
end component OneShot;

17
18
signal SetCountLong, SetCountShort: integer range 0 to 25; 

19
begin 

20
SetCountLong <= 25;

21
SetCountShort <=4;

22
TLong:OneShot port map (enable=>LongTrig, Clk=>Clk, Duration=>SetCountLong, QOut=>TL);

23
TShort:OneShot port map (enable=>ShortTrig, Clk=>Clk, Duration=>SetCountShort, QOut=>TS);

24
end architecture TimerBehavior;


  


  



  

  
:
    Edited by Moderator
  

  


  

    Report post Edit Move Thread sperren Anmeldepflicht aktivieren Anpinnen Delete topic Thread mit anderem zusammenführen Quote selected text Reply Reply with quote
  







      

      



  

    Re: Traffic Light VHDL , counter
  


  

    

      von
      
        Lothar M.
            (Company: Titel)
        (lkmiller)
        (Moderator)
      
      


      
    


    

      
    

    

    

  
  


  

  Rate this post
  

  •
  
  ▲ useful 
  

  ▼ not useful 
  		
  

  


  

      
Gabriel wrote:
> here is the code...
It that all of the code?

> Error: Node instance "TLong" instantiates undefined entity "OneShot"
The entity "OneShot" is not known here in this module. You must 
implement an entity "OneShot" and include it in the build process.

> is giving me these errors:
What toolchain give you that error?

Next time try this:
1
[vhdl]

2
  VHDL code

3
[/vhdl]


  


  




  

    Report post Edit Delete Quote selected text Reply Reply with quote
  








    

    

       Watch this topic

      |
         Disable multi-page view

    

        


Please log in before posting. Registration is free and takes only a minute.



  Existing account

  


  
  

  
    

      

        
          
        
        
          
        
      

      

        
          
        
        
          
        
      

    


    
    
    





  Do you have a Google/GoogleMail account? No registration required!

  Log in with Google account
  





  No account? Register here.