Forum: FPGA, VHDL & Verilog Entering a Cyclone1 With a 100MHz ADC

Author: ASSOUKE Jean (dro)
Posted on:

Rate this post
0 useful
not useful
Hi everyone,;
 I am currently writting  VHDL program to process datas acquired at 
But first of all i am afraid of something:
   the fact that my fpga is old (cyclone 1) and that i work with a high 
speed adc scares me, since my adc card transfers data to my FPGA  in a 
parallel communication (at one clock). So i think that it is possible 
that my Fpga does't see corectly all the bits transferred from the ADC.
   I need to know if there is a care which should be taken while writing 
the VHDL code regarding this (for exemple is it necessary to do a Clock 
cross domain , or a buffer or something like that).
  If there is a thing that you don't get well,please feel free to ask 

Thank you .

Author: Sigi (Guest)
Posted on:

Rate this post
1 useful
not useful
100MHz with CycloneI is not a problem (200MHz ADCs are possible),
if there are timing problems, just use IO-FFs/Registers or split
the e.g. 8Bit-ADC-100MHz-Data into 16Bit-50MHz-Data.


Entering an e-mail address is optional. If you want to receive reply notifications by e-mail, please log in.

Rules — please read before posting

  • Post long source code as attachment, not in the text
  • Posting advertisements is forbidden.

Formatting options

  • [c]C code[/c]
  • [avrasm]AVR assembler code[/avrasm]
  • [vhdl]VHDL code[/vhdl]
  • [code]code in other languages, ASCII drawings[/code]
  • [math]formula (LaTeX syntax)[/math]

Bild automatisch verkleinern, falls nötig
Note: the original post is older than 6 months. Please don't ask any new questions in this thread, but start a new one.