EmbDev.net

Forum: FPGA, VHDL & Verilog stop watch using verilog


stop watch using verilog
von Prasanna M. (prasanna_m)

Attached files:
Rate this post
• ▲ useful
▼ not useful 
please help me do stop watch in verilog

Report post Edit Move Thread sperren Anmeldepflicht aktivieren Anpinnen Delete topic Thread mit anderem zusammenführen Quote selected text Reply Reply with quote
Re: stop watch using verilog
von Lothar M. (Company: Titel) (lkmiller) (Moderator)

Rate this post
• ▲ useful
▼ not useful 
Prasanna M. wrote:
> please help me do stop watch in verilog
No one is interested in doing YOUR homework. First step is, that YOU do 
something, then you encounter a problem and ask for help.

And, by the way: do you know Google, that search machine on the 
internet? Try that to see how others solved a similar exercise: 
http://www.google.de/search?q=verilog+stop+watch
Try to understand what they did and re-use it for your solution...

: Edited by Moderator
Report post Edit Delete Quote selected text Reply Reply with quote
Watch this topic | Disable multi-page view
Please log in before posting. Registration is free and takes only a minute.
Existing account
Do you have a Google/GoogleMail account? No registration required!
Log in with Google account
No account? Register here.