EmbDev.net

Forum: FPGA, VHDL & Verilog remains a black-box since it has no binding entity


Author: Kim (Guest)
Posted on:

Rate this post
0 useful
not useful
Hello, I have a problem programming vhdl. The  message I am getting is 
HDLCompiler:89 remains a black-box since it has no binding entity.

How can this issue be solved?

Thanks for your help.

Author: Lothar Miller (lkmiller) (Moderator)
Posted on:

Rate this post
1 useful
not useful
Kim wrote:
> How can this issue be solved?
No answer is possible because your code (that one producing the error) 
is not attached...

Author: kim (Guest)
Posted on:

Rate this post
0 useful
not useful
Hi this is the code I am having problems with...
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library work;
use work.convert_pack.all;

entity test is
    Port ( 
   clk_o : out  STD_LOGIC;
   output : inout std_logic;
   clk : inout std_logic;
   index : inout std_logic_vector(6 downto 0)
   
   );
end test;

architecture rtl of test is


    component ntest
        PORT(
     output  : out std_logic;
     clk : in std_logic;
    index : in  std_logic_vector(6 downto 0)
      );
    END COMPONENT;

  

BEGIN

   bla: ntest  
  PORT MAP (
  clk => clk,
  index  => index,
  output => output
  );       


   clk_process :process(clk, index, output)
   begin
  
  
  clk <= not(clk);
  
  if (rising_edge(clk) and clk = '1') then
  index <= u2slv(slv2u(index)+1);
  end if;
  
  if  slv2u(index)= 89 and output = '1'then --
  index <= (others => '0');
  output <='0';
  end if;
  
  if  slv2u(index) = 34 and output = '0'then --
  index <= (others => '0');
  output <='1';
  end if;

clk_o <= output;

end process;



end rtl;

: Edited by Moderator
Author: Lothar Miller (lkmiller) (Moderator)
Posted on:

Rate this post
1 useful
not useful
Pls use the VHDL tags. How to use them? Its in the edit box for the text 
input:
Reply
Rules — please read before posting
    Post long source code as attachment, not in the text
    Posting advertisements is forbidden.

Formatting options
    [vhdl]VHDL code[/vhdl]

...


This is a VERY unusual way to generate a "clock":
 clk_process :process(clk, index, output)
 begin
  clk <= not(clk);
  if (rising_edge(clk) and clk = '1') then
     ...
Where did you find such a piece of code? Is it your own? How do others 
generate a clock? Why do they do it much different?

Kim wrote:
> remains a black-box since it has no binding entity.
Wheres the entity of ntest? Is it included to the project?

Reply

Entering an e-mail address is optional. If you want to receive reply notifications by e-mail, please log in.

Rules — please read before posting

  • Post long source code as attachment, not in the text
  • Posting advertisements is forbidden.

Formatting options

  • [c]C code[/c]
  • [avrasm]AVR assembler code[/avrasm]
  • [vhdl]VHDL code[/vhdl]
  • [code]code in other languages, ASCII drawings[/code]
  • [math]formula (LaTeX syntax)[/math]




Bild automatisch verkleinern, falls nötig
Note: the original post is older than 6 months. Please don't ask any new questions in this thread, but start a new one.