Forum: FPGA, VHDL & Verilog Will my sonic indicator design fit in a small FPGA?

Author: Otto Hunt (Company: Imagine What Could Be) (otto9e9otto)
Posted on:
Attached files:

Rate this post
0 useful
not useful
I have attached a signal flow chart of a sonic indicator. A set of four 
harmonically related tones are generated and mixed within the FPGA. 
Those tones rise or fall in response to a pulse-width change at the 
input. This tonal information is output via I2C.

A second I2C output contains the magnitude of input change, which is 
used to control volume.

This is a battery powered application, so I would like to use the 
smallest chip I can get away with. Thanks.

Author: recomendation (Guest)
Posted on:

Rate this post
0 useful
not useful
battery powered <-> FPGA

does not really fit

get a microprocessor or a DSP


Entering an e-mail address is optional. If you want to receive reply notifications by e-mail, please log in.

Rules — please read before posting

  • Post long source code as attachment, not in the text
  • Posting advertisements is forbidden.

Formatting options

  • [c]C code[/c]
  • [avrasm]AVR assembler code[/avrasm]
  • [vhdl]VHDL code[/vhdl]
  • [code]code in other languages, ASCII drawings[/code]
  • [math]formula (LaTeX syntax)[/math]

Bild automatisch verkleinern, falls nötig
Note: the original post is older than 6 months. Please don't ask any new questions in this thread, but start a new one.