|
|
Forum: FPGA, VHDL & Verilog assign generic value to an output vhdlHi everyone, I'm a newbie in vhdl and I would like to know if is it possible to assign a generic value to an output in vhdl. For instance:
If it is not can you help me to find an other way please ? :
Edited by Moderator
guy wrote: > I would like to know if is it possible to assign a generic value to an > output in vhdl. It is. > If it is not can you help me to find an other way please ? A way to where? :
Edited by Moderator
Ahah, what is the way to do what I want? I tried as I have wrote it above but in simulation I have not the good value. guy wrote: > Ahah, what is the way to do what I want? I tried as I have wrote it > above but in simulation I have not the good value. As Lothar already wrote: Your code is sufficient to do what you want. If there is still a problem, please show the context (i.e. the testbench) and tell us in detail how and by what means you came to the conclusion, that the result is not what you expect. You're right, my code was good indeed. I don't know why I had wrong values earlier. It is ok now. Thank you Please log in before posting. Registration is free and takes only a minute.
Existing account
Do you have a Google/GoogleMail account? No registration required!
Log in with Google account
No account? Register here.
|
|
Watch this topic
Disable multi-page view