EmbDev.net

Forum: FPGA, VHDL & Verilog FPGA State of the Art document


Author: Newport_j (Guest)
Posted on:

Rate this post
0 useful
not useful
I am wondering how old this document is? The paper claims to talk about 
the state of the art of FPGAs. However, it does not mention PICe 3.0 at 
all.

It talks about FPGAS that attach directly to the CPU socket or to the 
DIMM slot on the motherboard (see the last section for the DIMM slot 
attachment).

It does not talk about PCIe 3.0 . This make me think the paper was 
written before that that standard arrived.

The document in question can be found here.


http://www.scientific-computing.com/features/featu...

Any help appreaciated.

Thanks in advance.

Respectfully,

Newport_j

Author: Lattice User (Guest)
Posted on:

Rate this post
0 useful
not useful
Newport_j wrote:
> I am wondering how old this document is? The paper claims to talk about
> the state of the art of FPGAs. However, it does not mention PICe 3.0 at
> all.

Right under the abstract:

Scientific Computing World: June/July 2009

Author: Newport_j (Guest)
Posted on:

Rate this post
0 useful
not useful
Please excuse. You are right. I found this site at the last minute when 
typing this message. The document that I originally printed out had no 
date on it.

This one does. Duh.

Thanks!

But stilll there is little mention of PCIe and a lot about FPGAs 
plugging into motherboards and into DIMM slots. It seems to me to be 
unecessary, if you have PCIe 3.0.

Any thoughts.

Respectfully,


Newport_j

Author: Lattice User (Guest)
Posted on:

Rate this post
0 useful
not useful
This paper is not about the state of the art, it is about promoting FSB 
solutions.

For example they are comparing Memory Latencies with old PCI latencies, 
at a time when PCI was already in the prozess to be replaced with PCI 
Express. They also never talked about transfer rates, only boosting 
about "zero copy architecture".

2009 PCIe 3.0 was still in specificaton phase, only now you can get FPGA 
with hardcore support for it.

Reply

Entering an e-mail address is optional. If you want to receive reply notifications by e-mail, please log in.

Rules — please read before posting

  • Post long source code as attachment, not in the text
  • Posting advertisements is forbidden.

Formatting options

  • [c]C code[/c]
  • [avrasm]AVR assembler code[/avrasm]
  • [vhdl]VHDL code[/vhdl]
  • [code]code in other languages, ASCII drawings[/code]
  • [math]formula (LaTeX syntax)[/math]




Bild automatisch verkleinern, falls nötig
Note: the original post is older than 6 months. Please don't ask any new questions in this thread, but start a new one.