EmbDev.net

Forum: FPGA, VHDL & Verilog Structure construction in verilog


Author: Guruprasad Hegde (guruhegde)
Posted on:

Rate this post
0 useful
not useful
Hi,

   I have a group of incoming signals with different bit width belonging 
to single transaction. I have to store all these inside FIFO or buffer 
and forward all these to different block.I am coding in verilog. Is 
there any way to do this without creating individual queue for each 
signal.
  Do verilog has something similar to structure in C so my problem can 
be solved??

 Thanks in advance..

Author: Lattice User (Guest)
Posted on:

Rate this post
1 useful
not useful
Guruprasad Hegde wrote:

>   Do verilog has something similar to structure in C so my problem can
> be solved??
>

No, verilog doesn't have structures.

You can switch to SystemVerilog, but you have to ensure your toolchain 
supports it.

Altenativly use VHDL.

Reply

Entering an e-mail address is optional. If you want to receive reply notifications by e-mail, please log in.

Rules — please read before posting

  • Post long source code as attachment, not in the text
  • Posting advertisements is forbidden.

Formatting options

  • [c]C code[/c]
  • [avrasm]AVR assembler code[/avrasm]
  • [vhdl]VHDL code[/vhdl]
  • [code]code in other languages, ASCII drawings[/code]
  • [math]formula (LaTeX syntax)[/math]




Bild automatisch verkleinern, falls nötig
Note: the original post is older than 6 months. Please don't ask any new questions in this thread, but start a new one.