EmbDev.net

Forum: FPGA, VHDL & Verilog Structure construction in verilog


Structure construction in verilog
von Guruprasad H. (guruhegde)

Rate this post
• ▲ useful
▼ not useful 
Hi,

   I have a group of incoming signals with different bit width belonging 
to single transaction. I have to store all these inside FIFO or buffer 
and forward all these to different block.I am coding in verilog. Is 
there any way to do this without creating individual queue for each 
signal.
  Do verilog has something similar to structure in C so my problem can 
be solved??

 Thanks in advance..

Report post Edit Move Thread sperren Anmeldepflicht aktivieren Anpinnen Delete topic Thread mit anderem zusammenführen Quote selected text Reply Reply with quote
Re: Structure construction in verilog
von Lattice User (Guest)

Rate this post
• ▲ useful
▼ not useful 
Guruprasad Hegde wrote:

>   Do verilog has something similar to structure in C so my problem can
> be solved??
>

No, verilog doesn't have structures.

You can switch to SystemVerilog, but you have to ensure your toolchain 
supports it.

Altenativly use VHDL.

Report post Edit Delete Quote selected text Reply Reply with quote
Watch this topic | Disable multi-page view
Please log in before posting. Registration is free and takes only a minute.
Existing account
Do you have a Google/GoogleMail account? No registration required!
Log in with Google account
No account? Register here.