Forum: FPGA, VHDL & Verilog sorter in vhdl

Author: basma (Guest)
Posted on:

Rate this post
-1 useful
not useful
Hi All;
i want to design vhdl code for sorter.
the idea for the sorter is as the following
i have input data which is std_logic vector(0 to 7) and every input has 
its time i.e if i have input 010111001 its time is 20 ns ....etc
and i want to sort every input according its time
how i can make it in vhdl code.every-help will e thankful for it

Author: Alexander F. (alexf91)
Posted on:

Rate this post
0 useful
not useful
I'm not sure what you mean when you say "every input has it's time", but 
this will probably help you:


Entering an e-mail address is optional. If you want to receive reply notifications by e-mail, please log in.

Rules — please read before posting

  • Post long source code as attachment, not in the text
  • Posting advertisements is forbidden.

Formatting options

  • [c]C code[/c]
  • [avrasm]AVR assembler code[/avrasm]
  • [vhdl]VHDL code[/vhdl]
  • [code]code in other languages, ASCII drawings[/code]
  • [math]formula (LaTeX syntax)[/math]

Bild automatisch verkleinern, falls nötig
Note: the original post is older than 6 months. Please don't ask any new questions in this thread, but start a new one.