EmbDev.net

Forum: FPGA, VHDL & Verilog does vhdl accept this assignment of bits


does vhdl accept this assignment of bits
von Amna K. (Company: none) (compengr)

Rate this post
• ▲ useful
▼ not useful 
Hi,
I am new to vhdl and while coding i want to invert a cetain number of 
bits in a signal. the code is somewhat like this:
1
signal flag : STD_LOGIC_VECTOR(31 downto 0) := (others => '0') ;

2
signal first_part : STD_LOGIC_VECTOR(31 downto 0) := (others => '0') ;

3
signal second_part: STD_LOGIC_VECTOR(31 downto 0) := (others => '0') ;

now i want to do something like this, the
1
 signal first_part

 in a previuos parts of the code copies a number of bits from an fpga 
stream, whose number of bits is variable but not more than 3. For 
example if the maximum number of bits are copied into
1
first_part

 are 3, 001, in first case, in second case 01. however, the order of 
bits in
1
first_part

 is inverted and 1 is missing. i.e the actual output for 001 is 1100, so 
i have to add 1 at the 4th position and also invert the order of 001 to 
100. also for second case (01) the output should be 110 after attaching 
1 at the third position.
the
1
signal first_part

 contains the copied bits from the stream, signal flag contain the 
actual no bits, either 111 for 001 or 11 for 01 and
1
signal second_part

 contains the final inverted form. Here, i want to ask that if the do 
the following, would it achieve my purpose without error:
1
first_part(0) <= '1';-- because i want to attach the missing 1.

2
--also first_part(31 downto 1) the signal contains bits "0000000000000000000000000000001" and corresponding flag signal wud be "0000000000000000000000000000111"

3
second_part(31 downto 4) <= "0000000000000000000000000000"--padding with zeros bc max number of bits to be used for this signal are 4.

4
second_part(3 downto 0)<= first_part(0 to 3) if flag(2)='1' or '0' & first_part(0 to 2) if flag(1)='1' or "00" & first_part(0 to 1) if flag(0)='1' or "000" & first_part(0) if flag(0)='0';


I want to ask if this will in first case put value 1100 in
1
second_part signal

 and in second case put value 110 in
1
second_part

?
Any help is appreciated.

Report post Edit Move Thread sperren Anmeldepflicht aktivieren Anpinnen Delete topic Thread mit anderem zusammenführen Quote selected text Reply Reply with quote
Re: does vhdl accept this assignment of bits
von Lothar M. (Company: Titel) (lkmiller) (Moderator)

Rate this post
• ▲ useful
▼ not useful 
Amna Khan wrote:
> I am new to vhdl and while coding i want to invert a cetain number of
> bits in a signal.
Invert? I cannot so any inverting stage in the code above.
Or do you mean "insert" or at least "invent"?

Let me try to format your funny looking line of code in a more 
understandable way:
1
second_part(3 downto 0) <= first_part(0 to 3) if flag(2)='1' 

2
                        or '0' & first_part(0 to 2) if flag(1)='1' 

3
                        or "00" & first_part(0 to 1) if flag(0)='1' 

4
                        or "000" & first_part(0) if flag(0)='0';

The 'or' here is just a delimiter between 4 assignments? Did I get your 
idea? You want a multiplexer, so you should describe one...
And of course you should use proper concurrent VHDL syntax elements:
1
second_part(3 downto 0) <= first_part(0 to 3)        when flag(2)='1'  else

2
                           '0' & first_part(0 to 2)  when flag(1)='1'  else

3
                           "00" & first_part(0 to 1) when flag(0)='1'  else

4
                           "000" & first_part(0);    -- no "when" remaining (can be only  flag(0)='0'?)


BTW: why do you work with 32 bit registers, when you only use 4 bits of 
them?

Report post Edit Delete Quote selected text Reply Reply with quote
Re: does vhdl accept this assignment of bits
von Amna K. (Company: none) (compengr)

Rate this post
• ▲ useful
▼ not useful 
>Lothar Miller wrote:
> Invert? I cannot so any inverting stage in the code above.
> Or do you mean "insert" or at least "invent"?
I mean just reversing the order of bits.


1
 second_part(3 downto 0) <= first_part(0 to 3) if flag(2)='1'

2
                         or '0' & first_part(0 to 2) if flag(1)='1'

3
                         or "00" & first_part(0 to 1) if flag(0)='1'

4
                         or "000" & first_part(0) if flag(0)='0';

> The 'or' here is just a delimiter between 4 assignments? Did I get your
> idea? You want a multiplexer, so you should describe one...
> And of course you should use proper concurrent VHDL syntax elements:
>
1
 second_part(3 downto 0) <= first_part(0 to 3)        when flag(2)='1' 

2
 else

3
                            '0' & first_part(0 to 2)  when flag(1)='1' 

4
 else

5
                            "00" & first_part(0 to 1) when flag(0)='1' 

6
 else

7
                            "000" & first_part(0);    -- no "when" 

8
 --remaining (can be only  flag(0)='0'?)

yes, i want  MULTIPLEXER with 'or' as a delimiter, sorry for not 
describing in my question. I am concerned about the way i have assigned 
bits, second_part from 3 downto 0 is assigned first_part from 0 to 3, is 
this assignment valid, means will it reverse the order of a desired 
number of bits without encountering errors?
I am working with 32 bit registers,bc the multiplexer is part of a 32 
bit architecture.

Report post Edit Delete Quote selected text Reply Reply with quote
Re: does vhdl accept this assignment of bits
von Lothar M. (Company: Titel) (lkmiller) (Moderator)

Rate this post
• ▲ useful
▼ not useful 
Amna Khan wrote:
> I mean just reversing the order of bits.
Amna Khan wrote:
> signal first_part : STD_LOGIC_VECTOR(31 downto 0)
With a downto range you cannot simply use a to assignment like this:
Amna Khan wrote:
> first_part(0 to 3)

So in consequence you must handle each of those 4 bits on its own...

Report post Edit Delete Quote selected text Reply Reply with quote
Watch this topic | Disable multi-page view
Please log in before posting. Registration is free and takes only a minute.
Existing account
Do you have a Google/GoogleMail account? No registration required!
Log in with Google account
No account? Register here.