EmbDev.net

Forum: FPGA, VHDL & Verilog HELP VHDL noob!


von michael (Guest)


Rate this post
useful
not useful
http://www.docdroid.net/5zy2/doc1.pdf.html
I don't understand why i get the errors on page 2

von Guest (Guest)


Rate this post
useful
not useful
There is a ';' in line 97 after '(1)' where there should be a regular 
','.

von michael (Guest)


Rate this post
useful
not useful
Do any of the warnings matter?

von Lothar M. (Company: Titel) (lkmiller) (Moderator)


Rate this post
useful
not useful
I cannot believe my eyes: a few lines of sourcecode and warnings stuffed 
behind each other as screenshots inside a PDF file. Thats completely 
NONSENSE!
You can attach a vhdl file here and cpoy/paste the messages instead. 
Thats much faster, one can search the text and format it the way he 
likes...

And now to the warnings: what do you do with the port B in the concerned 
lines? Its fairly easy to see: you assign a inverted signal by using the 
function not(). Thats not allowed in VHDL. Do the negation outside the 
port assignemt.

BTW: why do you do this simple piece of hardware in such a complicated 
way?

: Edited by Moderator
von Nikolaos K. (Company: http://www.nkavvadias.com) (nikolaos_k)


Rate this post
useful
not useful
Hi OP,

this is a really ugly way to present your problem.

Can you give more details on the overall context. Is your homework/task 
just this simple logic circuit or is this part of something bigger?

Best regards
Nikolaos Kavvadias
http://www.nkavvadias.com

Please log in before posting. Registration is free and takes only a minute.
Existing account
Do you have a Google/GoogleMail account? No registration required!
Log in with Google account
No account? Register here.