EmbDev.net

Forum: FPGA, VHDL & Verilog Error in VHDL code


Author: Steve IL (Company: Student) (svetozar55)
Posted on:
Attached files:

Rate this post
0 useful
not useful
I am getting the following error with my code:

Error (10500): VHDL syntax error at part2.vhd(147) near text
"component";  expecting "is"

Can anyone help me with this issue?

Thanks...

Author: P. K. (pek)
Posted on:

Rate this post
-1 useful
not useful
The architecture declaration requires an "is" afterwards, but the 
components don't (as they are declared as entities earlier).

Author: Steve IL (Company: Student) (svetozar55)
Posted on:

Rate this post
0 useful
not useful
P. K. wrote:
> The architecture declaration requires an "is" afterwards, but the
> components don't (as they are declared as entities earlier).

Thanks for the comment PK, but this didn't help.

Author: Steve IL (Company: Student) (svetozar55)
Posted on:

Rate this post
0 useful
not useful
I just solved my own problem, the architecture in which i used the 
component didn't have an "is" statement.

Reply

Entering an e-mail address is optional. If you want to receive reply notifications by e-mail, please log in.

Rules — please read before posting

  • Post long source code as attachment, not in the text
  • Posting advertisements is forbidden.

Formatting options

  • [c]C code[/c]
  • [avrasm]AVR assembler code[/avrasm]
  • [vhdl]VHDL code[/vhdl]
  • [code]code in other languages, ASCII drawings[/code]
  • [math]formula (LaTeX syntax)[/math]




Bild automatisch verkleinern, falls nötig
Note: the original post is older than 6 months. Please don't ask any new questions in this thread, but start a new one.