EmbDev.net

Forum: FPGA, VHDL & Verilog Error in VHDL code


von Steve I. (Company: Student) (svetozar55)


Attached files:

Rate this post
useful
not useful
I am getting the following error with my code:

Error (10500): VHDL syntax error at part2.vhd(147) near text
"component";  expecting "is"

Can anyone help me with this issue?

Thanks...

von P. K. (pek)


Rate this post
useful
not useful
The architecture declaration requires an "is" afterwards, but the 
components don't (as they are declared as entities earlier).

von Steve I. (Company: Student) (svetozar55)


Rate this post
useful
not useful
P. K. wrote:
> The architecture declaration requires an "is" afterwards, but the
> components don't (as they are declared as entities earlier).

Thanks for the comment PK, but this didn't help.

von Steve I. (Company: Student) (svetozar55)


Rate this post
useful
not useful
I just solved my own problem, the architecture in which i used the 
component didn't have an "is" statement.

Please log in before posting. Registration is free and takes only a minute.
Existing account
Do you have a Google/GoogleMail account? No registration required!
Log in with Google account
No account? Register here.