EmbDev.net

Forum: FPGA, VHDL & Verilog Process to combinational circuits?


Process to combinational circuits?
von verilogin v. (verilogin)

Rate this post
• ▲ useful
▼ not useful 
I see many codes that use VHDL process in the combinational. Why is this 
so common? Why not use constructs suitable for combinational circuits 
instead of using process as often?

Everything that can be done with the process can be done without the 
process when it comes to combinational, is not it? So what is the 
justification?

Report post Edit Move Thread sperren Anmeldepflicht aktivieren Anpinnen Delete topic Thread mit anderem zusammenführen Quote selected text Reply Reply with quote
Re: Process to combinational circuits?
von Duke Scarring (Guest)

Rate this post
• ▲ useful
▼ not useful 
verilogin verilogin wrote:
> So what is the
> justification?
Readability and maintenance.

Duke

Report post Edit Delete Quote selected text Reply Reply with quote
Re: Process to combinational circuits?
von Lothar M. (Company: Titel) (lkmiller) (Moderator)

Rate this post
• ▲ useful
▼ not useful 
verilogin verilogin wrote:
> Everything that can be done with the process can be done without the
> process when it comes to combinational, is not it? So what is the
> justification?
Lots of VHDL "programmers" did software programming previously. And to 
plenty of them a VHDL procedure looks like a C or BASIC subroutine. And 
so every functionality is wrapped in its own process...

Report post Edit Delete Quote selected text Reply Reply with quote
Watch this topic | Disable multi-page view
Please log in before posting. Registration is free and takes only a minute.
Existing account
Do you have a Google/GoogleMail account? No registration required!
Log in with Google account
No account? Register here.