Forum: FPGA, VHDL & Verilog timing constraint

Author: ISE xilinks (Guest)
Posted on:

Rate this post
0 useful
not useful
""ERROR:HDLParsers:3305 - 
"C:/Users/PROXIMEDIA/Documents/ISE-file/scrambler/scrambler.vhd" Line 
301.  The actual value (Signal 'widthWCDMA') associated with a generic 
must be a globally static expression.""

How shall we do it?

Author: Lothar Miller (lkmiller) (Moderator)
Posted on:

Rate this post
0 useful
not useful
ISE xilinks wrote:
> How shall we do it?
You already DID it.
The actual question must be: how can we avoid it?

And then it would be VERY helpful to see the code that results in the 
posted problem. Or how the heck should anyone find out what the problem 
may be?

But usually this error results from dynamic borders or ranges that 
should or must be static when synthesizing the design...

BTW: by reading the word "scrambler" i become kind of suspicious:

Author: Dajana Kroh (hummer90)
Posted on:

Rate this post
0 useful
not useful
okay, without any code it is definitely a bit difficult to solve the 

But the compiler has a problem with your definition in your entity.

You declared some "constant" value in your generic section in your 
entity and the compiler wants a constant in the architecture I think.

Maybe it could fix your problem.



Entering an e-mail address is optional. If you want to receive reply notifications by e-mail, please log in.

Rules — please read before posting

  • Post long source code as attachment, not in the text
  • Posting advertisements is forbidden.

Formatting options

  • [c]C code[/c]
  • [avrasm]AVR assembler code[/avrasm]
  • [vhdl]VHDL code[/vhdl]
  • [code]code in other languages, ASCII drawings[/code]
  • [math]formula (LaTeX syntax)[/math]

Bild automatisch verkleinern, falls nötig
Note: the original post is older than 6 months. Please don't ask any new questions in this thread, but start a new one.