EmbDev.net

Forum: FPGA, VHDL & Verilog clock skew problems after the implementation of ASIC


clock skew problems after the implementation of ASIC
von nelson g. (Company: student) (together)

Rate this post
• ▲ useful
▼ not useful 
I have a basic doubt about clock skew.Consider during manufacturing time 
,I have optimized my design for minimum clock skew.Is there any chance 
for occurring the skew again in real time working of the ASIC?

Report post Edit Move Thread sperren Anmeldepflicht aktivieren Anpinnen Delete topic Thread mit anderem zusammenführen Quote selected text Reply Reply with quote
Watch this topic | Disable multi-page view
Please log in before posting. Registration is free and takes only a minute.
Existing account
Do you have a Google/GoogleMail account? No registration required!
Log in with Google account
No account? Register here.