Forum: FPGA, VHDL & Verilog clock skew problems after the implementation of ASIC

Author: nelson george (Company: student) (together)
Posted on:

Rate this post
0 useful
not useful
I have a basic doubt about clock skew.Consider during manufacturing time 
,I have optimized my design for minimum clock skew.Is there any chance 
for occurring the skew again in real time working of the ASIC?


Entering an e-mail address is optional. If you want to receive reply notifications by e-mail, please log in.

Rules — please read before posting

  • Post long source code as attachment, not in the text
  • Posting advertisements is forbidden.

Formatting options

  • [c]C code[/c]
  • [avrasm]AVR assembler code[/avrasm]
  • [vhdl]VHDL code[/vhdl]
  • [code]code in other languages, ASCII drawings[/code]
  • [math]formula (LaTeX syntax)[/math]

Bild automatisch verkleinern, falls nötig
Note: the original post is older than 6 months. Please don't ask any new questions in this thread, but start a new one.