EmbDev.net

Forum: FPGA, VHDL & Verilog interface ad7478 to FPGA


interface ad7478 to FPGA
von Milruwan P. (Company: Student) (milprasad)

Rate this post
• ▲ useful
▼ not useful 
I am a university student. These days I am doing my final year project 
on fpga. I need to interface ad7478 ADC to FPGA. I am going to filter a 
500kHz signal.So I need atleast 1MSPS adc. I go through the data sheet, 
but didn't got an idea how to interface it with FPGA. I need help ....

Report post Edit Move Thread sperren Anmeldepflicht aktivieren Anpinnen Delete topic Thread mit anderem zusammenführen Quote selected text Reply Reply with quote
Re: interface ad7478 to FPGA
von engineer of electronics (Guest)

Rate this post
• ▲ useful
▼ not useful 
interfacing an adc needs basically a counter and a if-then-based or case 
construct based timing which can directly be taken from the data sheet

typing fpga code for this requires basic knowledge in verilog
you should have studied that at your "university"

getting help in a forum moreover requires a detailled decription of what 
you have and what you want to do
this is also a thing, what universities should teach students, in my 
opinion

it furthermore requires the focus an a particular question not how to do 
something in general, you do not really expect others to do your work?

why don't you ask your mentor at the university?

Report post Edit Delete Quote selected text Reply Reply with quote
Re: interface ad7478 to FPGA
von Lupin (Guest)

Rate this post
• ▲ useful
▼ not useful 
You only need a shift Register, a counter and a simple state machine to 
control CS. The interface looks quite simple

Report post Edit Delete Quote selected text Reply Reply with quote
Re: interface ad7478 to FPGA
von Lothar M. (Company: Titel) (lkmiller) (Moderator)

Rate this post
• ▲ useful
▼ not useful 
> I go through the data sheet,
Thats a good point to start...

> but didn't got an idea how to interface it with FPGA.
Hmm, you didn't figure out, that you need 3 wires between the 2 
components:
two FPGA outputs (a ChipSelect and a SCLK signal) and one input (the 
SDATA). With these signals the interface between ADC and FPGA is done...

And now you must have a look for the timing, and generate this behaviour 
with a few lines of code. A maximum of 30 lines of code (maybe Verilog 
or even VHDL) will do the job. At last a short testbench to check the 
timing against the datasheet. And then your done with the whole 
interface.

> I need help ....
No one is intended to do your homework. So you must offer some effort on 
your own. And when a problem arises you can ask a particular question. 
But not one like "Who wants to do my job?"

Report post Edit Delete Quote selected text Reply Reply with quote
Watch this topic | Disable multi-page view
Please log in before posting. Registration is free and takes only a minute.
Existing account
Do you have a Google/GoogleMail account? No registration required!
Log in with Google account
No account? Register here.